A physically based model of the double-gate juntionless transistor which is capable of describing accumulation and depletion regions is implemented in Verilog-A in order to perform DC circuit simulations. Analytical description of the difference of potentials between the center and the surface of the silicon layer allows the determination of the mobile charges. Furthermore, mobility degradation, series resistance, as well as threshold voltage roll-off, drain saturation voltage, channel shortening and velocity saturation are also considered. In order to provide this model to all of the community, the implementation of this model is performed in Ngspice, which is a free circuit simulation with an ADMS interface to integrate Verilog-A models. Validation of the model implementation is done through 2D numerical simulations of transistors with m 1 m and 40 nm silicon channel length and 1 × 10 19 or´-5 10 cm 18 3 doping concentration of the silicon layer with 10 and 15 nm silicon thickness. Good agreement between the numerical simulated behavior and model implementation is obtained, where only eight model parameters are used.
Introduction
Due to the uniformally doped nanowire without junctions, as well as a wrap-around gate, junctionless transistors (JLT) are one of the most promising candidates to cover the ITRS projections for 20 nm downscaling [1] . JLT transistors can be fabricated in a similar way to FinFETs transistors [1] . However, their behaviour can be basically related to a resistor in which the mobile carrier density can be modulated by the gate. As a result, a trade-off between a heavily doped and a thin silicon layer has to be made in order to increase the device conductivity, as well as to ensure a full depletion and current cut-off. Furthermore, similar to FinFETs, JLTs can work as Double Gate o Tri-Gate MOSFETs [2] [3] [4] [5] [6] .
In order to simplify the analysis of its current-voltage behavior, a double-gate JLT (DJLT) has to be considered such as in [7] [8] [9] [10] , where numerical-analytical or complete analytical models are presented. Most models have been developed at different regions of operation [11] [12] [13] and a few for all regions [14] [15] [16] [17] . It is worth pointing out that one of the main problems in the modeling of the DJLT is the transition from the depletion mode to accumulation mode, because of its different physical behaviors. The JLT is fully depleted below threshold voltage and the device is turned-off, as the gate voltage is increased, the electron concentration also increases until it reaches the threshold. If the gate voltage is increased further, the entire cross-section of the transistor channel becomes neutral. As a result, the device is no longer depleted and the flat-band voltage is reached. In fully depleted as well as at partially depleted conditions, the current is defined by the charge transport at or near the center of the silicon layer (body current) [18] . However, for gate voltages larger than the flat-band condition, the accumulation mode is reached and an additional current starts to flow underneath the insulator while the body current remains.
Recently we presented a drain current model for DJLT considering the total mobile charge in the channel from the center to the surface [19] . Afterwards, short-channel effects were included such as the increase of the body potentials due to the drain bias, mobility degradation, carrier velocity saturations and series resistance. In this paper we present the implementation of this analytical DJLT model in Verilog-A, which allows its introduction in commercial circuit simulators for circuit design. The implementation in Verilog-A is also validated using simulations in ATLAS [20] .
Model description

Potentials
The 2D structure of the DJLT under analysis is shown in figure 1 , where L is the gate length, W is the gate width, t ox is the equivalent oxide thickness (EOT), t s is the silicon thickness of the transistor and L ext is the silicon extension at source and drain, which have a higher doping concentration N Dext comparing with the one below the gate N D . According to this 2D structure, the difference of the potentials of the silicon layer between the surface, y s , and the center, y o , normalized with respect to the thermal voltage, y t , can be calculated as shown in (1) according to [21] .
where a bt is the normalized difference of potentials in deep subthreshold, V is the channel voltage and LW is the Lambert function. Furthermore, when a gate voltage, V G , and drain voltage, V D , are applied, they will affect the surface potential as:
is the normalized fixed charge in the silicon layer, C ox is the gate capacitance per unit area, C s is the silicon capacitance per unit area and g =
Since it is not possible to get an analytic solution for the surface potential in (2) , an iterative solution is showed in [18] , where a precision better than 0.01% is obtained with a maximum of two iterations.
Moreover, the normalized difference of potentials at the threshold voltage is equal to:
Mobile charges
Considering just one half of the channel, an analytical expression of the mobile charge from the center to the surface of the silicon layer as a function of the potentials is found through solving Poisson's equation:
Since DJLT presents two regimes of operation: depletion and accumulation, the drain current, I D , has been obtained by decoupling (4) at these conditions, in order to ease the integration. Then, at the depletion region, the total charge is a function of α, as follows:
Whereas in accumulation region, the total charge is a function of y s , which is given as:
Finally, a continuous mobile charge expression from depletion to accumulation is obtained using the tanh function as follows:
As already mentioned, I D is obtained by integrating all of the electron mobile charge inside the silicon layer (4) by:
Since (4) cannot be integrated in simple mathematical steps, the mobile charges for accumulation and depletion regimes were used. Final expressions of the drain current according to [18] in below threshold, I dep_bt , as well as in above threshold, Figure 1 . Double-gate junctionless structure.
I dep_at , are equal to:
As a result, a continuous expression for the drain current in the depletion regime is given by:
Whereas, the current in the accumulation regime is calculated as:
Also, expressions for functions SaN, Sb, SaP are defined in [18] . The final expression for the total drain current valid in both regimes is equal to:
Short channel effects
The expression for the current (13) is used as the core model for DJLT. With the channel length reduction, 2D effects appear near the source and drain producing the so-called Short Channel Effects (SCE). In our core model, the effects of velocity saturation, channel length modulation, Drain Induced Barrier Lowering (DIBL) and subthreshold degradation were included, describing the process in the following sections:
2.4.1. Velocity saturation and variable mobility. For short channel devices the carrier velocity saturation v sat obtained at the critical electrical field along the channel, gives a surface mobility reduction as:
where the effective mobility is given by the superposition of two parallel currents: one flowing through the center with a constant mobility m 0 and the other at the surface of the silicon layer, which presents scattering effects. As a result, surface mobility can be calculated as in [18] :
where q 1 and q 2 are adjusting parameters defining the mobility degradation for
Furthermore, the effective drain voltage V Deff as well as the drain saturation voltage V Dsat are defined by:
for 300 nm 0.08 for 300 nm
where η is an adjusting parameter. The threshold voltage for long channel transistors is given by:
In subthreshold regime the channel electrostatic potential of the DJLT is obtained by considering that the total charge is approximately equal to the fix charge (full depletion). In order to consider this regime, the subthreshold slope degradation as well as the SCE in the threshold voltage, such as the roll-off and the DIBL, an effective gate voltage, V Geff , has to be introduced instead of V G , and is expressed as:
where the minimum value of the potential, y 0min , is defined according to [18] by:
1t a n h 5
where the subthreshold potential at the center of the silicon layer for a long channel device
s D , t n is the double gate natural length [5] ,
0 . The built-in effective voltage, considering the effect of source and drain extensions according to [14] , is given by: Another effect produced by the increment in the electrical field along the channel is the channel length modulation (CLM), which is consider as:
Series resistance.
The series resistance effect due to the source and drain extensions has been introduced into the current factor K of (12) as:
where R is the sum of the source and drain resistances and n is the adjusting parameter. The drain current is calculated using the effective gate voltage, the effective drain voltage and KK instead of K in expressions (9-12).
Verilog-A implementation of the DJLT model in circuit simulators
In order to assess the validity of the DJLT model to perform DC circuit simulations, we have implemented the aforementioned equations in Verilog-A language (see appendix A). Thanks to its support for different modules where each one can be described mathematically in terms of its terminals and external parameters applied to the module, Verilog-A language seems to be the best tool for describing compact modeling. The descriptive code of the model was introduced in Ngspice according to [22] . It is worth pointing out that Ngspice is a free circuit simulator to integrate Verilog-A code. However, due to its limited built-in functions and external tools to perform the compilation such as the ADMS interface, a more complex implementation has to be done in order to obtain similar results as in commercial tools, as well as to avoid convergence problems. Validation of the implementation of the DJLT model in Verilog-A was performed through 2D numerical simulations in order to obtain similar results as in [18] . As good practice, it is necessary to define the built-in functions which will be used several times along the code. Those are located at the beginning of the code (lines 9-229). It is worth pointing out that the way the functions are defined can allow the user to compile them either in open source software, such as Ngspice, or in commercial software without making any change. Therefore, the model parameters are listed in lines 240-260 and also shown in table 1.
Furthermore, the difference of the potentials at the threshold voltage (3) is first determined in order to calculate the threshold voltage (lines 371-380). Afterwards, subthreshold behavior is calculated by the effective gate voltage (18) in lines 382 to 394, in which the main SCE are covered. The effective drain voltage is determined due to the saturation velocity (lines 395-414). Once the effective voltages at the drain and gate as well as the threshold voltage are known, it is possible to 
calculate the potentials at the center of the silicon layer and at the surface close to the drain and to the source (lines 415-433). Then, potentials are used to determine the mobile charges in the depletion regime and in accumulation (lines 434-466). Finally, the drain current is calculated (lines 480-506), through considering the effective mobility (lines 467-470), CLM (lines 471-474) and series resistance (lines 475-479).
Results and discussion
The implemented description for DJLT in Verilog-A was introduced in the circuit simulator Ngspice. The results obtained from the simulations were compared with ATLAS simulations. concentration were considered. Also, all simulated transistors have 2 nm gate oxide thickness and m 1 m gate width as well as 5.2 eV work function. Table 1 shows the extracted parameters of the transistors used in Ngspice simulations. is shown in figure 6 .
As can be seen from linear to saturation conditions, continuous modeled characteristics show good agreement with the simulated data.
Conclusion
In this work, we present the implementation of the DJLT model in Verilog-A, which considers short channel effects, variable mobility and series resistance. Development and implementation of special subfunctions in Verilog-A were necessary to be performed, such as Lambert and Gauss's hypergeometric functions, in order to obtain good agreement between analytical expressions and modeled simulations, as well as to obtain fast convergence. The expression for the calculation of the variable mobility, as well as short channel effects that include channel length modulation, DIBL, V t rolloff, subthreshold variation as well as carrier velocity saturation and series resistance were also implemented. Modeled and simulated transfer characteristics in linear and saturation regions, as well as the output characteristics, show good agreement in all operating regions, which allows us to confirm that the Verilog-A implemented compact analytical model for DJLT presented in this work is able to describe digital and mixed electronic circuits operating in DC.
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